Abstract-Silicon-on-insulator latch designs and layouts that are robust to multiple-node charge collection are introduced. A general Monte Carlo radiative energy deposition (MRED) approach is used to identify potential single-event susceptibilities associated with different layouts prior to fabrication. MRED is also applied to bound single-event testing responses of standard and dual interlocked cell latch designs. Heavy ion single-event testing results validate new latch designs and demonstrate bounds for standard latch layouts.
dual interlocked cell (DICE) [3] , transient immune composite transistor (TICT) [4] , [5] , and triple modular redundancy (TMR) [6] . However, all of these designs are susceptible to one or more single ion paths that can traverse multiple sensitive nodes in an isotropic environment [7] . In some cases, however, one wants to have a more robust storage cell that could be used for single-event effect (SEE) builtin-self-test (BIST) [8] or used in a watchdog circuit element protecting softer circuit designs. This paper addresses how to design/layout those types of designs and how to verify the layouts prior to fabrication.
In this paper, we introduce two layouts that can be incorporated in silicon-on-insulator (SOI) technologies that require charge collection at a minimum of three locations for upset to occur. Monte Carlo radiative energy deposition (MRED) simulations are used to screen the layouts to ensure there is minimal susceptibility to single-event upsets (SEUs) and heavy ion experimental data are used to validate the simulation results. This paper focuses on static SEU mitigation, so it only discusses the memory storage circuits. However, this analysis can be extended to dynamic SEU mitigation.
II. SINGLE-NODE CHARGE-COLLECTION
MITIGATED DESIGNS As microelectronics technology scaled, it was noted that the SEU threshold linear energy transfer (LET) was decreasing, primarily due to reduced nodal capacitance and restoring current. Techniques to increase the SEU threshold LET include adding capacitance, increasing the restoring current by upsizing transistor drive, and/or adding a feedback resistor to slow down the circuit. These techniques run counter to microelectronics scaling, which increases transistor density and speed. While the threshold LET is decreasing, so is the circuit cross section, so the net effect on soft error rate is not necessarily significantly changed. However, for higher reliability applications, the change in threshold LET does increase the potential for SEU.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. To mitigate this reduction in SEU threshold LET, designers proposed circuits that needed to be affected at two circuit nodes for upset to occur. One of the first circuits to be implemented was DICE; a version of a DICE latch is shown in Fig. 1 [3] . A standard latch has two internal nodes, one for storing the held circuit state and one for the opposite state. The DICE latch has four internal nodes, two nodes for the held circuit state and two nodes for the opposite state. The basic layout concept is to place transistors where coincident charge collection could cause an SEU. The four boxes in Fig. 1 show the groups of transistors that should be maximally separated. It is similar for the groups of transistors not boxed. In SOI layouts, it is imperative that these sets of transistors are also in separate Si islands.
A second approach to adding layout redundancy is called TICT [4] , [5] or transistor stacking, illustrated in Fig. 2 . Fig. 2 shows a double transistor stack with the simplified schematic representation that will be used throughout this paper. Both transistors in the stack must collect a sufficient amount of the charge for a transient to be output from the composite drain. The key to the layout of the double transistor stack is that each transistor has its own silicon island when incorporated in an SOI technology and placed to minimize layout impact and SEU probability.
The third main approach to adding layout redundancy is TMR. This is the concept of triplicating the latch or flip-flop and voting at the output. The voter output can be fed back to the input to correct errors if one of the elements is upset. DICE and TICT generally double the transistor count in a design, while TMR triples the transistor count. However, the common theme in DICE, TICT, and TMR is that they are susceptible to coincident charge collection in two circuit nodes, which has a finite probability in an isotropic radiative particle environment. 
III. MULTIPLE-NODE CHARGE-COLLECTION MITIGATED DESIGNS/LAYOUTS
If DICE, TICT, nor TMR do not meet the reliability requirement, then there are some other options. First, the SEU hardness of the three designs can be increased by adding capacitance, increasing restoring current, or adding feedback resistance. Second, SEU hardness can be increased at the integrated circuit level, e.g., using error detection and correction. Third, the number of circuit nodes at which coincident is required for upset can be increased beyond two. This paper introduces two radiation hardened by design circuits that do just that.
A. Triple-Stacked Transistor Latch
A triple transistor stack ( Fig. 3 ) incorporated in an SOI technology is more robust than the double transistor stack, assuming the three transistors are not collinear. Note that the triple-stacked design is ∼3× the size, ∼3× the capacitive load, and ∼1/3× drive compared to a single transistor with the same W/L. Therefore, this design concept is expensive in terms of size and performance penalties versus a single transistor, but it is a way to get SEE robustness that may otherwise be unobtainable.
A triple-stacked transistor memory element for a latch is shown in Fig. 4 . This design uses a NAND2 gate so that the latch can be asynchronously reset and an enabled inverter to select a sample or hold. In static mode, NR and E are logic high and NE is logic low. In this latch design, ion strikes to five of the eight transistor stacks (designated with a small color box to their right) could cause an upset in the latch in this static mode. The color box next to each transistor stack corresponds to the layout at the bottom in Fig. 4 , which shows the relative placement of the three transistors in each of the five different transistor stacks. Note that the transistor placement of each stack is a right triangle pattern. This design and layout were performed in Global Foundries' 32-nm partially depleted SOI process. The PMOSFETs are all drawn 600 nm/40 nm, the NMOSFETs in the inverter are 600 nm/40 nm, and the NMOSFETs in the NAND2 are 1200 nm/40 nm. In comparison, a basic unhardened latch design in this technology used pMOS and nMOS transistors that were 200 nm/40 nm and 400 nm/40 nm, respectively, which provides an equivalent output drive to the triple-stacked design.
B. Stacked DICE Latch
A hybrid design combining the double stack and DICE concepts in a latch, called the stacked DICE, is shown in Fig. 5 . The basic concept of the layout is that a single ion strike must deposit charge in four silicon islands to flip the latch, two stacked transistors of DICE susceptible pairs. The stacked transistors' redundancy is in the x-direction and the DICE redundancy is in the y-direction as shown in the relative placement diagram below the stacked DICE schematic in Fig. 4 . Note that this is the first pass layout incorporated in the Global Foundries' 32-nm SOI process and it is susceptible to ion-induced SEU, as demonstrated using MRED energy-deposition simulations below. The PMOSFETs are all drawn 200 nm/40 nm, the NMOSFETs in the inverter are 200 nm/40 nm, and the NMOSFETs in the NAND2 and 400 nm/40 nm. In comparison, a basic DICE latch design incorporated in this technology used transistors that were the same size, which would have doubled the drive strength compared to the stacked DICE.
IV. MRED SIMULATION
To provide some verification of the layouts, we ran simulations in the MRED tool [9] , [10] . This tool was developed by Vanderbilt University and is licensed by Sandia National Laboratories. The procedure used to perform this evaluation was to assess proposed latch schematics in a static (unclocked) mode, looking for the transistors that could cause the latch state to switch. This included both ON and OFF transistors since we assume the latch could be in either state. We defined the entire Si volume as the charge-collection region for each of these transistors. Any charge deposited in this volume is assumed to be fully collected. In addition to the triple-stacked latch layout shown in Fig. 4 and the stacked DICE latch layout shown in Fig. 5 , a standard latch layout and a DICE latch layout were evaluated. The standard latch was the same schematic as Fig. 4 except that all transistors were singular and the DICE latch was the same schematic as Fig. 1 .
MRED executed 100 million ion strikes of five different ions, based upon a test campaign conducted at the Texas A&M cyclotron facility, in both normal incidence and isotropic incidence for all four layouts. The ions and energies are provided in Table I . The simulated "world" used for the random ion strikes was 10 µm ×10 µm × 1 µm in all cases. All events in which 1 fC or more was deposited were analyzed; events that did not have at least 1 fC of combined charge deposited in all sensitive volume were discarded. This charge collection is below the critical charge for any upset in these designs. The remaining events were analyzed by custom Python scripts. In the standard latch, all remaining cases are counted as upsets. In the DICE latch, only strikes with dual node charge collection for appropriate pairs were counted, though all cases on single strikes were also tabulated. For the triple stacked design, only strikes in all three volumes of the same transistor were counted, though all other events were tabulated. Finally, for the stacked DICE, only strikes in four appropriate volumes were counted, all other events were just tabulated. The results are provided in Tables II and III. The MRED simulations show that there are events that deposit charge in the sensitive-volume pairs even at normal incidence for the DICE latch layout. The number of events meeting this criterion was 7, 22, 29, 23, and 18 for ions ranging from He to Kr. A more detailed analysis shows that in most of these cases at least one of the sensitive nodes collected less than 0.1 fC. Simple circuit simulation using double exponential current sources [11] on the node pairs provides several curves like the one provided in Fig. 6 [12] , which illustrates the amount of charge that must be collected by each node in the sensitive pair to produce an upset. In this case, the minimum charge collection required to produce an upset on each node is 1.1 fC (which is a factor of ten larger than 0.1 fC) and the minimum combined collected charge is 10.1 fC. Adding that criterion to the multiple-node event count leaves a single SEU possible with Cu and two SEUs possible with Kr. An example MRED output showing double node charge collection with a normally incident Kr ion is shown in Fig. 7 .
Performing a similar circuit simulation with the standard latch finds that upset may occur for charge collection at a single node between 3.5 and 6.1 fC. Adding that criterion to the MRED results reduces the single node event counts for He and Ni at normal incidence, but does not significantly affect the rest. These results suggest that a standard DICE latch fabricated in Global Foundries' 32-nm SOI technology would be 10 5 times less likely to upset than the standard latch, 2 versus 175 000, at normal incidence. If one upset is observed for every 10 5 particles/cm 2 in the standard latch, greater than 10 10 particles/cm 2 would be required to produce that the same upset probability in a DICE latch. The isotropic simulation case, which is more consistent with the space environment, shows the true susceptibility of the DICE latch. In this case, the number of observed events with Kr increases from 2 to 762 (112 of the 874 events in Table III did not meet the double node charge-collection criterion), which is ∼400 times more events than observed for normal incidence ions. Even with the increased number of events, the DICE latch provides an improvement of a factor of ∼2 × 10 2 over the standard latch with respect to cross section.
The triple-stacked latch exhibited only four multiple-node charge-collection events with Cu in the isotropic simulations examining these four instances yields the following amounts of collected charge on the three nodes: 1) 0.01 fC, 4.11 fC, 0.06 fC; 2) 0.10 fC, 0.12 fC, 0.31 fC; 3) <0.01fC, 38.77 fC, 20.12 fC; 4) 44.98 fC, 113.17 fC, 0.08 fC; 5) 0.15 fC, 0.43 fC, 2.38 fC; 6) 0.01 fC, 0.01 fC, 1.15 fC; 7) 0.07 fC, 0.07 fC, 88.57 fC; 8) 0.04 fC, 87.15 fC, 42.70 fC. Each of these cases provided two instances of triple node coincident charge collection, always associated with the red and green boxes in the lower left in Fig. 4 . Unfortunately, the authors do not know of any circuit simulation method to use on TICT or stacked transistors that would provide good estimates for the minimum amount of charge required to produce upsets. 3-D device-level technology computer-aided design simulations could be used, but we do not have a model for the 32-nm process. However, if we use the DICE results as a first-order estimate of the amount of charge required to produce an upset, then each node needs at least ∼1 fC, and none of these cases would cause an upset.
It is interesting to note from the four cases listed earlier that they appear to be caused by lateral ion strikes traversing left to right (or right to left), as depicted in Fig. 4 . Given the DICE latch had some potential double node events at normal incidence, it seems possible that ions traveling from left to right in Fig. 4 might lead to charge collection at all three nodes. We executed this scenario in MRED and obtained five triple node events, though in all these cases the third node collected less than 1 fC. These results suggest that the triple-stacked latches with the right-angle layout should be very robust to signal-event effects.
On the other hand, the stacked DICE design/layout was less robust than expected. In the isotropic simulation, there were many events that deposited charge in four distinct nodes with all the ions. Many of those can be disregarded because one or more of the nodes collected less than 0.1 fC, but not all. What remains are events for which opposite nodes in the NMOSFET/PMOSFET stack collect charge, for example, nodes A1 and B1 (Fig. 5) . Two ion tracks that correspond to this case (black lines in the figure) are shown in Fig. 8 . The main issue with the layout approach used is that the PMOSFETs are all on the left and the NMOSFETs are all on the right. To make this layout more robust, all the NMOSFET stacks on nodes A1 and A2 and the PMOSFET stacks on nodes B1 and B2 need to line up in the opposite direction of the stack. Likewise, for the NMOSFET stacks on nodes B1 and B2 and the PMOSFET stacks on A1 and A2. This can be done; however, it results in a more complicated layout that increases the area penalty of using the stack DICE latch design. Tables II and III were used in a test structure with a BIST error detector examining their outputs. Both shift registers share a common clock and reset input, while the D inputs and Q outputs were separate. In SEU testing, the D inputs are tied together so the shift registers get the same data pattern. The BIST error detector is designed with the triple-stacked latch elements. The test structure layout was performed so that the metal traces to and from each identical shift register were as close to equal as possible.
V. SINGLE-EVENT UPSET TEST RESULTS

All the latches listed in
Before SEU testing, the BIST error detector circuits were evaluated on each test structure. This was accomplished by making the two data inputs different; for example, one constant input and one pulsed.
The test structures were evaluated at the Texas A&M Cyclotron with the 15-MeV/u ion beam with nominal biases of 0.9 V. The ions and energies used are provided in Table I . The only upsets observed were in the standard latch design; the triple-stacked transistor latch and DICE latch designs showed no upsets. The testing was mostly done at normal incidence with some tests at 45°of incidence. The IC package used prevented increasing the angle of incidence beyond 45°. The test results for the standard latch at normal incidence are shown in Fig. 9 . Overall, this is consistent with previous data for this process [13] . Also, shown on this chart are the cross sections determined from MRED for the standard latch and the DICE latch. Note that we over-predict the cross section for the standard latch, which is expected since we used the entire Si volume as the sensitive volume and assumed that all the deposited charge is collected, which is a worst case estimate of charge collection.
Based upon the data, the standard latch upsets once for about every 2.5 × 10 5 particles/cm 2 . The MRED simulations suggest the devices should be tested to >1 × 10 11 particles/cm 2 to get a few upsets in the DICE latch versus the 1×10 8 particles/cm 2 maximum that was used. The MRED simulations also show that we should test to >1 × 10 9 particles/cm 2 to observe lower LET upsets. Finally, the MRED analysis shows that no upsets should be observed for the triple-stacked design, which agrees with the experimental data.
VI. CONCLUSION
This paper presents two new latch designs/layouts, triplestacked and stacked DICE, for more robust SEU circuits. The design/layout of both these latches demonstrates that the triple-stacked version would be much easier to implement. The MRED analysis shows that this design should provide very robust SEU mitigation and consistent with the simulation results, and no upsets were observed in the test structure fabricated using this latch design.
This paper also demonstrates the utility of a tool like MRED to examine layouts prior to fabrication. With a simple analysis, MRED demonstrated flaws in the stacked DICE layout. It also demonstrated the robustness of the triple-stacked approach. Finally, MRED allows simulations of ions that are unavailable (or at best very difficult and time consuming to obtain) in ground-based accelerators.
